收藏本站
ISL5216
(approximately the spacing for a 16KSPS output sample rate
when using 65MSPS clock) using IWA = *00Ah bits 11:0.
The number and order of the filtering in the filter chain is defined
by a FIR control program. The FIR control program is a
sequence of up to 32 instruction words. Each instruction word
can be a filter or program flow instruction. The filter instruction
defines a FIR in the chain, specifying the type of FIR, number of
taps, decimation, memory allocation, etc. For program flow, a
wait for input sample(s) instruction, a loop counter load, and
several jumps (conditional and unconditional) are provided. The
ISL5216 evaluation board includes software for automatically
generating FIR control programs for most filter requirements.
Examples of programs FIR control programs are given below.
Using a 65MSPS clock, the output sample rate could be as
high as 65MSPS/52 clocks = 1.25MSPS. The input sample
rate to the FIR from the CIC filter would be 2.5MSPS. The
impulse response length would be 38 μ s (95 taps at
0.4 μ s/tap).
Each additional filter added to the signal processing chain
requires one instruction step. As an example of this, a typical
filter chain might consist of two decimate-by-2 halfband
filters being followed by a shaping filter with the final filter
being a resampling filter. The program for this case might be
(see Sample Filter Program #2 Instructions below):
SAMPLE FILTER #2 PROGRAM
The simplest filter program computes a single filter. It has
three instructions (see Sample Filter #1 Program Instructions
below):
STEP
0
INSTRUCTION
Wait for enough input samples (usually equal to the
total decimation—8 in this case)
SAMPLE FILTER #1 PROGRAM
1
FIR
Type = even symmetry
STEP
0
1
INSTRUCTION
Wait for enough input samples
(equal to the decimation factor)
FIR
Type = even symmetric
95 taps
Decimate by 2
15 taps
Halfband
Decimate by 2
Compute four outputs
Memory block size 32
Memory block start at 0
Coefficient block start at 13
Output to step 2
Decrement wait count
Compute one output
Decrement wait counter
Memory block size 128
Memory block start at 64,
Coefficient block start at 64
Step size 1
Output to AGC
2
FIR
Type = even symmetry
23 taps
Halfband
Decimate by 2
Compute two outputs
Memory block size 32
2
Jump, Unconditional, to step 0
Memory block start at 32
Coefficient block start at 24
The parameters of the FIR (including type, number of taps,
Output to step 3
decimation and memory usage) are specified in the bit fields
of the step 1 instruction word. To change the filtering the only
other change needed is the number of samples in the wait
threshold register (IWA = *00C, bits 9:0). The filter in this
example requires 52 clock cycles to compute, allocated as
follows:
SAMPLE FILTER #1 CLOCK CYCLES CALCULATION
CLOCK
3
FIR
Type = even symmetry
95 taps
Decimate by 2
Compute one output
Memory block size 128
Memory block start at 64
Coefficient block start at 64
Step size 1
Output to step 4
CYCLES
48
2
FUNCTION PERFORMED
Clocks for FIR computation (two taps/clock due to
symmetry)
Clocks for writing the input data into the data RAMs
(Decimate by 2 requires 2 inputs per output)
4
FIR
Type = resampler
Increment NCO
6 taps
Compute one output
Memory block size 8
Memory block starts at 192
2
52
Clocks for the program flow instructions (wait and
jump)
Total
15
5
Coefficient block start at 512
Step size 32
Output to AGC
Jump, Unconditional, to 0
FN6013.3
July 13, 2007
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
ISL5217EVAL1 EVALUATION BOARD FOR ISL5217KI
ISL5239EVAL1 EVALUATION BOARD FOR ISL5239
ISL5239KIZ IC LINEARIZER PRE-DISTORT 196BGA
ISL5416EVAL1 EVALUATION PLATFORM FOR ISL5416
ISL55005IEZ-T7 IC AMP MMIC BIPO BROADBND SC70-6
ISL55007IEZ-T7 IC AMP MMIC BIPO BROADBND SC70-6
ISL55008IEZ-T7 IC AMP MMIC BIPO BROADBND SC70-6
ISL55009IEZ-T7 IC AMP MMIC BIPO BROADBND SC70-6
相关代理商/技术参数
ISL5216KI 功能描述:上下转换器 QUAD DIGITAL DOWNCONVERTER,IND TEMP,0.8M RoHS:否 制造商:Texas Instruments 产品:Down Converters 射频:52 MHz to 78 MHz 中频:300 MHz LO频率: 功率增益: P1dB: 工作电源电压:1.8 V, 3.3 V 工作电源电流:120 mA 最大功率耗散:1 W 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PQFP-128
ISL5216KI-1 功能描述:上下转换器 QUAD DIGITAL DOWNCONVERTER,IND TEMP,1.OMM PITCH BGA PACKAG RoHS:否 制造商:Texas Instruments 产品:Down Converters 射频:52 MHz to 78 MHz 中频:300 MHz LO频率: 功率增益: P1dB: 工作电源电压:1.8 V, 3.3 V 工作电源电流:120 mA 最大功率耗散:1 W 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PQFP-128
ISL5216KI-1Z 功能描述:上下转换器 W/ANL QD DIG DWNCNVRTR 1 OM PITCH RoHS:否 制造商:Texas Instruments 产品:Down Converters 射频:52 MHz to 78 MHz 中频:300 MHz LO频率: 功率增益: P1dB: 工作电源电压:1.8 V, 3.3 V 工作电源电流:120 mA 最大功率耗散:1 W 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PQFP-128
ISL5216KIZ 功能描述:上下转换器 W/ANNEAL QD DIGTL DWNCNVRTR IND TEMP RoHS:否 制造商:Texas Instruments 产品:Down Converters 射频:52 MHz to 78 MHz 中频:300 MHz LO频率: 功率增益: P1dB: 工作电源电压:1.8 V, 3.3 V 工作电源电流:120 mA 最大功率耗散:1 W 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PQFP-128
ISL5217 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Quad Programmable Up Converter
ISL5217_05 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Quad Programmable Up Converter
ISL5217EVAL1 功能描述:EVALUATION BOARD FOR ISL5217KI RoHS:是 类别:RF/IF 和 RFID >> RF 评估和开发套件，板 系列:- 标准包装:1 系列:- 类型:GPS 接收器 频率:1575MHz 适用于相关产品:- 已供物品:模块 其它名称:SER3796
ISL5217KI 功能描述:上下转换器 196BGA,-40+85C PROGRAMMABLE QUAD UP CONVERTER RoHS:否 制造商:Texas Instruments 产品:Down Converters 射频:52 MHz to 78 MHz 中频:300 MHz LO频率: 功率增益: P1dB: 工作电源电压:1.8 V, 3.3 V 工作电源电流:120 mA 最大功率耗散:1 W 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PQFP-128